Difference between revisions of "Hussain2014"
From ACES
(Import from BibTeX) |
m (Import from BibTeX) |
||
| Line 4: | Line 4: | ||
|keywords=BIST, Built In Self Test, DARPA SHIELD, Hardware security, Physical Unclonable Functions, PUF | |keywords=BIST, Built In Self Test, DARPA SHIELD, Hardware security, Physical Unclonable Functions, PUF | ||
|abstract=<p>Physical Unclonable Functions (PUF) are of increasing importance due to their many hardware security applications including chip fingerprinting, metering, authentication, anticounterfeiting, and supply-chain tracing, e.g., DARPA SHIELD. This paper presents BIST-PUF, the first built-in-self-test (BIST) methodology for online evaluation of weak and strong PUFs. BIST-PUF provides a paradigm shift in the evaluation of the unclonable circuit identifiers: unlike earlier known PUF evaluation suites that are software-based and offline, BIST-PUF enables onthe-fly assessment of the desired PUF properties all in hardware. More specifically, the BIST-PUF structure is designed to evaluate two main properties of PUFs, namely unpredictability and stability. These properties are important for ensuring robustness and security in face of operational, structural, and environmental fluctuations due to variations, aging or adversarial acts. For BISTPUF unpredictability evaluation, we identify and adopt the tests of randomness that are amenable to hardware implementation. For stability assessment, the BIST-PUF suggests three distinct methods, namely, sensor-based, parametric interrogation, and multiple interrogations. Proof-of-concept implementation of the BIST-PUF in FPGA demonstrates its low overhead, effectiveness, and practicality</p> | |abstract=<p>Physical Unclonable Functions (PUF) are of increasing importance due to their many hardware security applications including chip fingerprinting, metering, authentication, anticounterfeiting, and supply-chain tracing, e.g., DARPA SHIELD. This paper presents BIST-PUF, the first built-in-self-test (BIST) methodology for online evaluation of weak and strong PUFs. BIST-PUF provides a paradigm shift in the evaluation of the unclonable circuit identifiers: unlike earlier known PUF evaluation suites that are software-based and offline, BIST-PUF enables onthe-fly assessment of the desired PUF properties all in hardware. More specifically, the BIST-PUF structure is designed to evaluate two main properties of PUFs, namely unpredictability and stability. These properties are important for ensuring robustness and security in face of operational, structural, and environmental fluctuations due to variations, aging or adversarial acts. For BISTPUF unpredictability evaluation, we identify and adopt the tests of randomness that are amenable to hardware implementation. For stability assessment, the BIST-PUF suggests three distinct methods, namely, sensor-based, parametric interrogation, and multiple interrogations. Proof-of-concept implementation of the BIST-PUF in FPGA demonstrates its low overhead, effectiveness, and practicality</p> | ||
|month=11 | |||
|year=2014 | |||
|booktitle=International Conference on Computer-Aided Design | |booktitle=International Conference on Computer-Aided Design | ||
|title=BIST-PUF: Online, Hardware-based Evaluation of Physically Unclonable Circuit Identifiers | |title=BIST-PUF: Online, Hardware-based Evaluation of Physically Unclonable Circuit Identifiers | ||
|entry=inproceedings | |entry=inproceedings | ||
}} | }} | ||
Revision as of 03:42, 4 September 2021
| Hussain2014 | |
|---|---|
| entry | inproceedings |
| address | |
| annote | |
| author | Siam U. Hussain and Sudha Yellapantula and Mehrdad Majzoobi and Farinaz Koushanfar |
| booktitle | International Conference on Computer-Aided Design |
| chapter | |
| edition | |
| editor | |
| howpublished | |
| institution | |
| journal | |
| month | 11 |
| note | |
| number | |
| organization | |
| pages | |
| publisher | |
| school | |
| series | |
| title | BIST-PUF: Online, Hardware-based Evaluation of Physically Unclonable Circuit Identifiers |
| type | |
| volume | |
| year | 2014 |
| doi | |
| issn | |
| isbn | |
| url | dl.acm.org/citation.cfm?id=2691400 |
Email:
farinaz@ucsd.edu
farinaz@ucsd.edu
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093