Difference between revisions of "Nowroz2014"
From ACES
(Import from BibTeX) |
m (Import from BibTeX) |
||
| Line 7: | Line 7: | ||
|abstract=<p>Hardware Trojans are malicious alterations or injections of unwanted circuitry to integrated circuits (ICs) by untrustworthy factories. They render great threat to the security of modern ICs by various unwanted activities such as bypassing or disabling the security fence of a system, leaking confidential information, deranging, or destroying the entire chip. Traditional testing strategies are becoming ineffective since these techniques suffer from decreased sensitivity toward small Trojans because of oversized chip and large amount of process variation present in nanometer technologies. The production volume along with decreased controllability and observability to complex ICs internals make it difficult to efficiently perform Trojan detection using typical structural tests like path latency and leakage power. In this paper, we propose a completely new post-silicon multimodal approach using runtime thermal and power maps for Trojan detection and localization. Utilizing the novel framework, we propose two different Trojan detection methods involving 2-D principal component analysis. First, supervised thresholding in case training data set is available and second, unsupervised clustering which require no prior characterization data of the chip. We introduce 1 regularization in the thermal to power inversion procedure which improves Trojan detection accuracy. To characterize ICs accurately, we perform our experiments in presence of realistic CMOS process variation. Our experimental evaluations reveal that our proposed methodology can detect very small Trojans with 3\–4 orders of magnitude smaller power consumptions than the total power usage of the chip, while it scales very well because of the spatial view to ICs internals by the thermal mapping.</p> | |abstract=<p>Hardware Trojans are malicious alterations or injections of unwanted circuitry to integrated circuits (ICs) by untrustworthy factories. They render great threat to the security of modern ICs by various unwanted activities such as bypassing or disabling the security fence of a system, leaking confidential information, deranging, or destroying the entire chip. Traditional testing strategies are becoming ineffective since these techniques suffer from decreased sensitivity toward small Trojans because of oversized chip and large amount of process variation present in nanometer technologies. The production volume along with decreased controllability and observability to complex ICs internals make it difficult to efficiently perform Trojan detection using typical structural tests like path latency and leakage power. In this paper, we propose a completely new post-silicon multimodal approach using runtime thermal and power maps for Trojan detection and localization. Utilizing the novel framework, we propose two different Trojan detection methods involving 2-D principal component analysis. First, supervised thresholding in case training data set is available and second, unsupervised clustering which require no prior characterization data of the chip. We introduce 1 regularization in the thermal to power inversion procedure which improves Trojan detection accuracy. To characterize ICs accurately, we perform our experiments in presence of realistic CMOS process variation. Our experimental evaluations reveal that our proposed methodology can detect very small Trojans with 3\–4 orders of magnitude smaller power consumptions than the total power usage of the chip, while it scales very well because of the spatial view to ICs internals by the thermal mapping.</p> | ||
|pages=1792-1805 | |pages=1792-1805 | ||
|month=12 | |||
|year=2014 | |||
|volume=33 | |volume=33 | ||
|journal=IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | |journal=IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | ||
|title=Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps | |title=Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps | ||
|entry=article | |entry=article | ||
}} | }} | ||
Revision as of 03:41, 4 September 2021
| Nowroz2014 | |
|---|---|
| entry | article |
| address | |
| annote | |
| author | Abdullah Nazma Nowroz and Kangqiao Hu and Farinaz Koushanfar and Sherief Reda |
| booktitle | |
| chapter | |
| edition | |
| editor | |
| howpublished | |
| institution | |
| journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| month | 12 |
| note | |
| number | |
| organization | |
| pages | 1792-1805 |
| publisher | |
| school | |
| series | |
| title | Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps |
| type | |
| volume | 33 |
| year | 2014 |
| doi | 10.1109/TCAD.2014.2354293 |
| issn | 1937-4151 |
| isbn | |
| url | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true\&arnumber=6951867 |
Email:
farinaz@ucsd.edu
farinaz@ucsd.edu
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093