Difference between revisions of "Hussain2019fase"

From ACES

m (Import from BibTeX)
m (Default pdf)
 
Line 8: Line 8:
|title=FASE: FPGA Acceleration of Secure Function Evaluation
|title=FASE: FPGA Acceleration of Secure Function Evaluation
|entry=inproceedings
|entry=inproceedings
|pdf=Hussain2019fase.pdf
}}
}}

Latest revision as of 17:34, 9 November 2021

Hussain2019fase
entryinproceedings
addressSan Diego
annote
authorSiam U. Hussain and Farinaz Koushanfar
booktitleField-Programmable Custom Computing Machines (FCCM)
chapter
edition
editor
howpublished
institution
journal
month4
note
number
organization
pages
publisher
school
series
titleFASE: FPGA Acceleration of Secure Function Evaluation
type
volume
year2019
doi
issn
isbn
url
pdfHussain2019fase.pdf

File:Hussain2019fase.pdf

Icon-email.png
Email:
farinaz@ucsd.edu
Icon-addr.png
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Icon-addr.png
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093