Difference between revisions of "Majzoobi2010rapid"
From ACES
m (Import from BibTeX) |
m (Default pdf) |
||
| Line 8: | Line 8: | ||
|title=Rapid FPGA Characterization using Clock Synthesis and Signal Sparsity | |title=Rapid FPGA Characterization using Clock Synthesis and Signal Sparsity | ||
|entry=inproceedings | |entry=inproceedings | ||
|pdf=Majzoobi2010rapid.pdf | |||
}} | }} | ||
Latest revision as of 17:37, 9 November 2021
| Majzoobi2010rapid | |
|---|---|
| entry | inproceedings |
| address | |
| annote | |
| author | Mehrdad Majzoobi and Eva Dyer and Ahmed Elnably and Farinaz Koushanfar |
| booktitle | International Test Conference (ITC) |
| chapter | |
| edition | |
| editor | |
| howpublished | |
| institution | |
| journal | |
| month | 11 |
| note | |
| number | |
| organization | |
| pages | |
| publisher | |
| school | |
| series | |
| title | Rapid FPGA Characterization using Clock Synthesis and Signal Sparsity |
| type | |
| volume | |
| year | 2010 |
| doi | |
| issn | |
| isbn | |
| url | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5699248 |
| Majzoobi2010rapid.pdf | |