Difference between revisions of "Majzoobi2010"

From ACES

m (Import from BibTeX)
m (Default pdf)
 
Line 9: Line 9:
|title=FPGA PUF using programmable delay lines
|title=FPGA PUF using programmable delay lines
|entry=conference
|entry=conference
|pdf=Majzoobi2010.pdf
}}
}}

Latest revision as of 17:37, 9 November 2021

Majzoobi2010
entryconference
address
annote
authorMehrdad Majzoobi and Farinaz Koushanfar and Srini Devadas
booktitle
chapter
edition
editor
howpublished
institution
journalIEEE Workshop on Information Forensics and Security
month12
note
number
organization
pages
publisher
school
series
titleFPGA PUF using programmable delay lines
type
volume
year2010
doi
issn
isbn
urlhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5711471
pdfMajzoobi2010.pdf

File:Majzoobi2010.pdf

Icon-email.png
Email:
farinaz@ucsd.edu
Icon-addr.png
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Icon-addr.png
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093