Difference between revisions of "Chung2015"
From ACES
m (Import from BibTeX) |
m (Default pdf) |
||
Line 11: | Line 11: | ||
|title=An Energy-efficient Last-level Cache Architecture for Process Variation-tolerant 3D Microprocessors | |title=An Energy-efficient Last-level Cache Architecture for Process Variation-tolerant 3D Microprocessors | ||
|entry=article | |entry=article | ||
|pdf=Chung2015.pdf | |||
}} | }} |
Latest revision as of 17:34, 9 November 2021
Chung2015 | |
---|---|
entry | article |
address | |
annote | |
author | S. Chung and J. Kong and F. Koushanfar |
booktitle | |
chapter | |
edition | |
editor | |
howpublished | |
institution | |
journal | IEEE Transactions on Computers |
month | 8 |
note | |
number | |
organization | |
pages | |
publisher | |
school | |
series | |
title | An Energy-efficient Last-level Cache Architecture for Process Variation-tolerant 3D Microprocessors |
type | |
volume | 64 |
year | 2015 |
doi | 10.1109/TC.2014.2378291 |
issn | |
isbn | |
url | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6977972 |
Chung2015.pdf |