Difference between revisions of "Koushanfar2005"
From ACES
(Import from BibTeX) |
m (Default pdf) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 3: | Line 3: | ||
|abstract=We introduce dynamic watermarking techniques for protecting the value of intellectual property of CAD and compilation tools and reusable design components. The essence of the new approach is the addition of a set of design and timing constraints which encodes the author{\textquoteright}s signature. The constraints are selected in such a way that they result in a minimal hardware overhead while embedding a unique signature that is difficult to remove and forge. Techniques are applicable in conjunction with an arbitrary behavioral synthesis task such as scheduling, assignment, allocation, transformation, and template matching.On a large set of design examples, studies indicate the effectiveness of the new approach that results in signature data that is highly resilient, difficult to detect and remove, and yet is easy to verify and can be embedded in designs with very low hardware overhead. For example, the probability that the same design with the embedded signature is obtained by any other designers by themselves is less than 1 in 10102, and no register overhead was incurred. The probability of tampering, the probability that part of the embedded signature can be removed by random attempts, is shown to be extremely low, and the watermark is additionally protected from such tampering with error-correcting codes. | |abstract=We introduce dynamic watermarking techniques for protecting the value of intellectual property of CAD and compilation tools and reusable design components. The essence of the new approach is the addition of a set of design and timing constraints which encodes the author{\textquoteright}s signature. The constraints are selected in such a way that they result in a minimal hardware overhead while embedding a unique signature that is difficult to remove and forge. Techniques are applicable in conjunction with an arbitrary behavioral synthesis task such as scheduling, assignment, allocation, transformation, and template matching.On a large set of design examples, studies indicate the effectiveness of the new approach that results in signature data that is highly resilient, difficult to detect and remove, and yet is easy to verify and can be embedded in designs with very low hardware overhead. For example, the probability that the same design with the embedded signature is obtained by any other designers by themselves is less than 1 in 10102, and no register overhead was incurred. The probability of tampering, the probability that part of the embedded signature can be removed by random attempts, is shown to be extremely low, and the watermark is additionally protected from such tampering with error-correcting codes. | ||
|pages=523 - 545 | |pages=523 - 545 | ||
|month= | |||
|year=2005 | |||
|volume=10 | |volume=10 | ||
|journal=ACM Trans. Design Automation of Electronic Sys. | |journal=ACM Trans. Design Automation of Electronic Sys. | ||
|title=Behavioral synthesis techniques for intellectual property protection | |title=Behavioral synthesis techniques for intellectual property protection | ||
|entry=article | |entry=article | ||
| | |pdf=Koushanfar2005.pdf | ||
}} | }} | ||
Latest revision as of 17:36, 9 November 2021
| Koushanfar2005 | |
|---|---|
| entry | article |
| address | |
| annote | |
| author | Farinaz Koushanfar and Inki Hong and Potkonjak, Miodrag |
| booktitle | |
| chapter | |
| edition | |
| editor | |
| howpublished | |
| institution | |
| journal | ACM Trans. Design Automation of Electronic Sys. |
| month | |
| note | |
| number | |
| organization | |
| pages | 523 - 545 |
| publisher | |
| school | |
| series | |
| title | Behavioral synthesis techniques for intellectual property protection |
| type | |
| volume | 10 |
| year | 2005 |
| doi | |
| issn | |
| isbn | |
| url | |
| Koushanfar2005.pdf | |
Email:
farinaz@ucsd.edu
farinaz@ucsd.edu
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093