Difference between revisions of "Alkabani2008active"

From ACES

(Import from BibTeX)
 
m (Default pdf)
 
(One intermediate revision by the same user not shown)
Line 2: Line 2:
|author=Y. Alkabani and F. Koushanfar
|author=Y. Alkabani and F. Koushanfar
|abstract=We introduce the first approach that can actively control multiple hardware intellectual property (IP) cores used in an integrated circuit (IC). The IP rights owner(s) can remotely monitor, control, enable, or disable each individual IP on each chip. The approach introduces a paradigm shift in the microelectronic business model, nurturing smaller businesses, and supporting the design-reuse paradigm. The IPs can be controlled by the original designer or by the designers who reuse them. Each IP has a built-in functional lock that pertains to the unique unclonable ID of the chip. A control structure that coordinates the locking and unlocking of the IPs is embedded within the IC. We introduce a trusted third party approach for issuing certificates of authenticity, in case it is required for the applications. We present methods for safeguarding the approach against two attack sources: the foundry (fab), and the reuser. Experimental results show that our approach can be implemented with low area, power, and delay overheads making it suitable for embedded systems. The introduced control method is also low overhead in terms of the added steps to the current design and manufacturing flow.
|abstract=We introduce the first approach that can actively control multiple hardware intellectual property (IP) cores used in an integrated circuit (IC). The IP rights owner(s) can remotely monitor, control, enable, or disable each individual IP on each chip. The approach introduces a paradigm shift in the microelectronic business model, nurturing smaller businesses, and supporting the design-reuse paradigm. The IPs can be controlled by the original designer or by the designers who reuse them. Each IP has a built-in functional lock that pertains to the unique unclonable ID of the chip. A control structure that coordinates the locking and unlocking of the IPs is embedded within the IC. We introduce a trusted third party approach for issuing certificates of authenticity, in case it is required for the applications. We present methods for safeguarding the approach against two attack sources: the foundry (fab), and the reuser. Experimental results show that our approach can be implemented with low area, power, and delay overheads making it suitable for embedded systems. The introduced control method is also low overhead in terms of the added steps to the current design and manufacturing flow.
|month=
|year=2008
|booktitle=Compilers, Architectures, and Synthesis for Embedded Systems (CASES)
|booktitle=Compilers, Architectures, and Synthesis for Embedded Systems (CASES)
|title=Active Control and Digital Rights Management of Integrated Circuit IP Cores
|title=Active Control and Digital Rights Management of Integrated Circuit IP Cores
|entry=inproceedings
|entry=inproceedings
|date=2008-20-01
|pdf=Alkabani2008active.pdf
}}
}}

Latest revision as of 17:33, 9 November 2021

Alkabani2008active
entryinproceedings
address
annote
authorY. Alkabani and F. Koushanfar
booktitleCompilers, Architectures, and Synthesis for Embedded Systems (CASES)
chapter
edition
editor
howpublished
institution
journal
month
note
number
organization
pages
publisher
school
series
titleActive Control and Digital Rights Management of Integrated Circuit IP Cores
type
volume
year2008
doi
issn
isbn
url
pdfAlkabani2008active.pdf

File:Alkabani2008active.pdf

Icon-email.png
Email:
farinaz@ucsd.edu
Icon-addr.png
Address:
Electrical & Computer Engineering
University of California, San Diego
9500 Gilman Drive, MC 0407
Jacobs Hall, Room 6401
La Jolla, CA 92093-0407
Icon-addr.png
Lab Location: EBU1-2514
University of California San Diego
9500 Gilman Dr, La Jolla, CA 92093