Keywords

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
3D microprocessor (1) animal counting (1) anti-piracy (2)
API (1) Arbiter (1) Attestation (1)
Automotive Security (1) Battery-less RFID (1) benchmark (1)
BIST (2) Built In Self Test (1) Built-in self-test (1)
Built-In-Self-Test (1) Camouflaging (1) Change detection algorithms (2)
chip overbuilding attack (1) chip protection (1) Circuit aging (1)
circuit Trojan detection (2) Counterfeit prevention (1) Counterfeiting (3)
covert channels (1) CPS Security (1) DARPA SHIELD (1)
Data Mining (1) Deep Learning (1) Deep neural networks (1)
Delay characterization (1) Dense Matrix (1) Device and IC aging (1)
Digital rights management (1) DNA Matching (1) Domain-customized computing (1)
Embedded systems (1) Encoding (1) Energy Efficient Coding (1)
Energy harvesting (1) Entropy (1) Field programmable gate arrays (1)
field-programmable gate arrays (FPGAs) (1) Fingerprint Authentication (1) FISTA (1)
FPGA majority voting physical unclonable functions programmable delay line tuning (1) FPGAs (1) Garbled Circuit (6)
Garbled Circuits (3) Gate-level characteristics (1) gate-level characterization (3)
Generators (1) ghost circuitry (1) Gram Matrix (1)
Hardware Checkpointing (1) hardware malware detection (2) hardware metering (1)
hardware obfuscation (1) Hardware security (5) hardware security and trust (2)
Hardware Synthesis (1) Hardware Trojan (2) hardware Trojan detection (1)
hardware Trojans (2) High level synthesis (3) High-performance (1)
HLS (1) hybrid power supply (1) IC auditing (1)
IC metering (1) implementation / Strong PUFs (1) index-based coding (1)
integrated circuit (IC) piracy protection (1) integrated circuit (IC) security and trust (1) Integrated circuits metering (1)
Internet of Thing (1) Internet of things (1) IoT (1)
IP piracy (1) IP/IC Piracy (1) Iterative Solver (1)
Jitter (1) k-NN (1) last-level cache (1)
leakage energy optimization (1) Least Squares (1) Lightweight PUF (1)
locality sensitive hashing. (1) Location Based Services (1) Location Privacy (1)
Logic Design (2) logic design; hardware description (1) Logic Synthesis (1)
low power (2) Low-power Embedded systems (1) Machine Learning (3)
Many-core (1) memory management (1) Modeling Attacks (2)
Multi-core (1) Multi-core processor (1) Multiparty Computation (1)
narrow-width value (1) Near neighbor search (1) Nearest Neighbor (1)
Negative bias temperature instability (1) Non-stationary Variation (1) optimization (2)
pattern matching (1) Performance evaluation (1) Performance per watt (1)
Perspective Article (1) phase change memory (2) physical level characterization (1)
physical unclonable function (PUF) (2) Physical Unclonable Functions (3) Physical unclonable functions (PUFs) (1)
Physically unclonable function (1) Physically Unclonable Function (PUF) (2) Platform-aware customization (1)
Post-silicon tuning (1) postsilicon optimization (2) Power management (1)
power side channel (1) principal component analysis (2-DPCA) (1) Privacy-Preserving (3)
Privacy-Preserving Computing (1) process variation (3) Process Variation Modeling (1)
provably secure hardware metering (1) public model PUFs (1) PUF (2)
Queueing theory (1) Real-time emultion (1) Reconfigurable computing (1)
Reliability (1) Remote Attestation (1) resource binding customization (2)
reverse engineering (2) ring oscillator (1) Secure Automotive System (1)
secure computation; automation; optimization (1) Secure computing platform (1) Secure Function Evaluation (8)
Secure Multiparty Computation (1) Security (1) security protocols (1)
Side Channel Attacks (2) side-channel attacks (1) SideChannel Attacks (1)
singular value decomposition. (1) Smart Cars (1) Sparse Approximation (1)
Spatial Correlation (1) SRAM; unclonable (1) Stability analysis (1)
Stable matching (1) Streaming model; Big data; Dense matrix; FPGA; Low-rank matrix; HW/SW co-design; Matrix sketching (1) String Search (1)
submodular functions (2) supercapacitors (1) thermal and power mapping (1)
Thermal modeling (1) third-party intellectual property (IP) protection. (1) Tiled many-core architecture (1)
time-bounded authentication (1) Timing channels (1) timing side channel (1)
timing/power tests (1) timing/power tests. (1) TRNG (1)
True Random Number Generators (1) Trust Establishment (1) Unique IC tracking (1)
unsupervised clustering (1) XOR Arbiter PUF (1) Yao’s protocol (1)
yield (1) —Active hardware metering (1)

Navigation

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer