Biblio

Export 21 results:
Sort by: Author Title Type [ Year  (Desc)]
Filters: Author is Mehrdad Majzoobi  [Clear All Filters]
2016
2014
Rührmair, U., X. Xu, J. Sölter, A. Mahmoud, M. Majzoobi, F. Koushanfar, and W. Burleson, "Efficient Power and Timing Side Channels for Physical Unclonable Functions", Lecture Notes in Computer ScienceCryptographic Hardware and Embedded Systems – CHES 2014, vol. 8731, Berlin, Heidelberg, Springer Berlin Heidelberg, pp. 476 - 492, 2014.  Download: Efficient Power and Timing Side Channels bookchap.pdf (983.83 KB)
2013
Majzoobi, M., J. Kong, and F. Koushanfar, "Low-power Resource Binding by Postsilicon Customization", ACM Trans. Des. Autom. Electron. Syst., vol. 18, no. 2, New York, NY, USA, ACM, pp. 26:1–26:22, 3/2013. Abstract  Download: a26-majzoobi.pdf (787.34 KB)
Majzoobi, M., and F. Koushanfar, "Post-silicon Resource Binding Customization for Low Power", ACM Transactions on Design Automation of Electronic Systems (TODAES), no. in press, 3/2013. Abstract  Download: Post-silicon Resource Binding Customization for Low Power (519.22 KB)
2012
2011
Majzoobi, M., F. Koushanfar, and S. Devadas, "FPGA-based True Random Number Generation using Circuit Metastability with Adaptive Feedback Control", Workshop on Cryptographic Hardware and Embedded Systems (CHES), October, 2011. Abstract  Download: FPGA-Random (427.84 KB)
Majzoobi, M., G. Ghiaasi-Hafezi, F. Koushanfar, and S. Nassif, "Ultra-low Power Current-based PUF", IEEE International Symposium on Circuits and Systems (ISCAS), May, 2011. Abstract  Download: Ultra-low Power Current-based PUF (159.04 KB)
Dyer, E., M. Majzoobi, and F. Koushanfar, "Hybrid Spatial Modeling of Non-Stationary Process Variations", Design Automation Conference (DAC), pp. in press, June, 2011. Abstract  Download: Hybrid_DAC (604.3 KB)
Majzoobi, M., and F. Koushanfar, "Time-Bounded Authentication of FPGAs", IEEE Transactions on Information Forensics and Security (TIFS), vol. 6, issue 3, pp. 1123-1135, 3/2011. Abstract  Download: Time-Bounded Authentication of FPGAs (981.6 KB)
Majzoobi, M., F. Koushanfar, and M. Potkonjak, "FPGA-oriented Security", Introduction to Hardware Security and Trust: Springer, 2011. Abstract  Download: Fpga-security (1011.56 KB)
2010
Majzoobi, M., F. Koushanfar, and S. Devadas, "FPGA PUF using programmable delay lines", IEEE Workshop on Information Forensics and Security, December, 2010. Abstract  Download: PDF (211.47 KB)
Koushanfar, F., M. Majzoobi, and M. Potkonjak, "Nonparametric Combinatorial Regression for Shape Constrained Modeling", IEEE Trans. On Signal Processing, vol. 58, issue 2, pp. 626 - 637, 2/2010. Abstract  Download: PDF (1.15 MB)
2009
Majzoobi, M., F. Koushanfar, and M. Potkonjak, "Techniques for Design and Implementation of Secure Reconfigurable PUFs", ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 2, pp. 5:1–5:33, March, 2009. Abstract  Download: PDF (1.4 MB)
2008
Majzoobi, M., F. Koushanfar, and M. Potkonjak, "Lightweight Secure PUFs", International Conference on Computer-Aided Design (ICCAD), pp. 670 - 673, 2008. Abstract  Download: PDF (200.16 KB)

Navigation

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer